Enhancing active model learning with equivalence checking using simulation relations
نویسندگان
چکیده
Abstract We present a new active model-learning approach to generating abstractions of system from its execution traces. Given and set observables collect traces, the abstraction produced by algorithm is guaranteed admit all traces over observables. To achieve this, uses pluggable component that can generate model given Conditions encode certain completeness hypothesis, formulated based on simulation relations, are then extracted under construction used evaluate degree completeness. The conditions sufficient prove but not necessary. If true, terminates, returning overapproximation. A condition falsification may necessarily correspond missing behaviour in abstraction. This resolved applying checking determine whether it corresponds any concrete trace. so, trace iteratively learn abstractions, until true. approach, we reverse-engineer publicly available Simulink Stateflow models their C implementations. Our generates an equivalent for 98% models.
منابع مشابه
Learning Distance Functions using Equivalence Relations
We address the problem of learning distance metrics using side-information in the form of groups of "similar" points. We propose to use the RCA algorithm, which is a simple and efficient algorithm for learning a full ranked Mahalanobis metric (Shental et al., 2002). We first show that RCA obtains the solution to an interesting optimization problem, founded on an information theoretic basis. If ...
متن کامل1 Model checking and equivalence checking
Owing to the advances in semiconductor technology, a large and complex system that has a wide variety of functionalities has been integrated on a single chip. It is called system-on-a-chip (SoC) or system LSI, since all of the components in an electronics system are built on a single chip. Designs of SoCs are highly complicated and require many manpower-consuming processes. As a result, it has ...
متن کاملSequential Equivalence Checking by Symbolic Simulation
An approach for interpreted sequential veriication at diier-ent levels of abstraction by symbolic simulation is proposed. The equivalence checker has been used in previous work to compare two designs at rt-level. We describe in this paper the automatic veriication of gate-level results of a commercial synthesis tool against a behavioral speciication at rt-level. The symbolic simulator has to co...
متن کاملSymbolic Model Checking with Partitioned Transition Relations
We signiicantly reduce the complexity of BDD-based symbolic veriication by using partitioned transition relations to represent state transition graphs. This method can be applied to both synchronous and asynchronous circuits. The times necessary to verify a synchronous pipeline and an asynchronous stack are both bounded by a low polynomial in the size of the circuit. We were able to handle stac...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
ژورنال
عنوان ژورنال: Formal Methods in System Design
سال: 2023
ISSN: ['1572-8102', '0925-9856']
DOI: https://doi.org/10.1007/s10703-023-00433-y